I’ve generated a BlockRAM based CAM core, 32bit x 64entries. The core occupies several 36k BRAMs, and was VERY SLOW WITHOUT OUTPUT REGISTERS.
Read latency = 1 configuration (w/o output registers) was < 100MHz, but read latency = 2 configuration works 150+MHz.