M-x verilog-mode

By Yasunori Osana on February 18, 2010 7:00 PM | No Comments | No TrackBacks
The comment out by C-c C-c is very cool: 
/* -----\/----- EXCLUDED -----\/-----
      #(2*STEP)
      trn_tdst_rdy_n <= 1;
      #(1*STEP)
      trn_tdst_rdy_n <= 0;
 -----/\----- EXCLUDED -----/\----- */

Categories:

Tags:

No TrackBacks

TrackBack URL: http://yasu2.prosou.nu/mt/mt-tb.cgi/2157

Leave a comment

Kuma

Categories

Monthly Archives

Pages

OpenID accepted here Learn more about OpenID
Powered by Movable Type 5.02

Search

August 2010

Sun Mon Tue Wed Thu Fri Sat
1 2 3 4 5 6 7
8 9 10 11 12 13 14
15 16 17 18 19 20 21
22 23 24 25 26 27 28
29 30 31        

About this Entry

This page contains a single entry by Yasunori Osana published on February 18, 2010 7:00 PM.

Decoding TLP max payload size of Xilinx PCIe Core was the previous entry in this blog.

PCIe is the next entry in this blog.

Find recent content on the main index or look in the archives to find all content.