It's important to know the RCB, read completion boundary to decode the completion TLPs for read request.
The RCB configuration is written in the Link Control Register, bit 3. The bit is 1'b0 if the RCB of root complex is 64 bytes, and 1'b1 for 128 bytes.
FYI, the bit appears on cfg_lcommand[3] on Xilinx's Endpoint Block Plus.
TrackBack URL: http://yasu2.prosou.nu/mt/mt-tb.cgi/2159
| Sun | Mon | Tue | Wed | Thu | Fri | Sat |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| 15 | 16 | 17 | 18 | 19 | 20 | 21 |
| 22 | 23 | 24 | 25 | 26 | 27 | 28 |
| 29 | 30 | 31 |
This page contains a single entry by Yasunori Osana published on February 25, 2010 7:20 PM.
PCIe was the previous entry in this blog.
昨日の自転車 is the next entry in this blog.
Find recent content on the main index or look in the archives to find all content.
Leave a comment